TY - JOUR 
A1 - Rubio Ibáñez, Pablo
AU - Martínez Álvarez, José Javier
AU - Doménech Asensi, Ginés
T1 - Efficient VHDL Implementation of an Upscaling Function for Real Time Video Applications
Y1 - 2019
SN - 2158-1525
UR - http://hdl.handle.net/10317/8320
AB - This paper describes the design and the implementation of a high-performance area-efficient upscaling function on a FPGA. The proposed function performs the resizing of real time video images, from M x N pixels to 2M x 2N pixels, using a bilinear interpolation method. The hardware implementation has been carried out using an RTL structural description in VHDL, to maximize the use of the specific resources of the FPGA, especially its memory resources (BRAM). For this purpose, an optimized memory access schema, that allows the best performance of the architecture with the least use of hardware resources, is proposed. Details of the design and the implementation on a Zynq UltraScale+ MPSoC are given, as well as speed-performance and area utilization. The proposed solution significantly improves the results achieved using this schema compared with those obtained using the Resize function from the Xilinx OpenCV library, when both are configured to obtain the same spatial transformation.
KW - Arquitectura y Tecnología de Computadoras
KW - Electrónica
KW - FPGA
KW - Resize
KW - Optimized Memory Access
KW - Upscaling
KW - BRAM
LA - eng
PB - IEEE
ER -