Mostrar el registro sencillo del ítem
Low power 9-bit 500 kS/s 2-stage cyclic ADC using OTA variable bias current
dc.contributor.author | Díaz Madrid, José Ángel | |
dc.contributor.author | Doménech Asensi, Ginés | |
dc.contributor.author | Ruiz Merino, Ramón Jesús | |
dc.contributor.author | Zapata Pérez, Juan Francisco | |
dc.contributor.author | Martínez Álvarez, José Javier | |
dc.date.accessioned | 2020-09-24T12:31:35Z | |
dc.date.available | 2020-09-24T12:31:35Z | |
dc.date.issued | 2020-07-01 | |
dc.identifier.citation | Díaz-Madrid, J.Á., Doménech-Asensi, G., Ruiz-Merino, R. et al. Low power 9-bit 500 kS/s 2-stage cyclic ADC using OTA variable bias current. Analog integrated circuits and signal processing 105, 45–55 (2020). https://doi.org/10.1007/s10470-020-01700-2 | es_ES |
dc.identifier.issn | 1573-1979 | |
dc.description.abstract | This paper presents a 9-bit, 2-stage cyclic analog to digital converter (ADC) with a variable bias current control circuitry to reduce its power dissipation. Each stage outputs a three-bit digital word and the circuit requires four subcycles to perform a whole conversion. Since the accuracy required is higher in the first stage and first subcycle and decreases in subsequent cycles, the bias current of each operational transconductance amplifier is regulated depending on the subcycle of the conversion process. The resolution and sampling frequency of the converter make it suitable to be integrated with 8-bit CMOS imagers with column-parallel ADC architectures. The ADC has been designed using a 1.2 V 110 nm CMOS technology and the circuit consumes 27.9 µW at a sampling rate of 500 kS/s. At this sampling rate and at a 32 kHz input frequency, the circuit achieves 56 dB of SNDR and 9 bit ENOB. The Figure of Merit is 109 fJ/step. | es_ES |
dc.description.sponsorship | This work has been partially funded by Spanish Ministerio de Ciencia e Innovación (MCI), Agencia Estatal de Investigación (AEI) and European Region Development Fund (ERDF/FEDER) under grant RTI2018-097088-B-C33 | es_ES |
dc.format | application/pdf | es_ES |
dc.language.iso | eng | es_ES |
dc.publisher | Springer Netherlands | es_ES |
dc.relation.uri | https://link.springer.com/article/10.1007/s10470-020-01700-2#citeas | es_ES |
dc.rights | Atribución-NoComercial-SinDerivadas 3.0 España | * |
dc.rights.uri | http://creativecommons.org/licenses/by-nc-nd/3.0/es/ | * |
dc.title | Low power 9-bit 500 kS/s 2-stage cyclic ADC using OTA variable bias current | es_ES |
dc.type | info:eu-repo/semantics/article | es_ES |
dc.subject.other | Electrónica | es_ES |
dc.subject | Analog-to-digital converter (ADC) | es_ES |
dc.subject | CMOS | es_ES |
dc.subject | OTA | es_ES |
dc.subject | Low power | es_ES |
dc.subject | Adaptive bias current | es_ES |
dc.identifier.uri | http://hdl.handle.net/10317/8768 | |
dc.contributor.investgroup | Desarrollo de sistemas y circuitos electrónicos y microelectrónicos | es_ES |
dc.identifier.doi | 10.1007/s10470-020-01700-2 | |
dc.rights.accessRights | info:eu-repo/semantics/openAccess | es_ES |
dc.type.version | info:eu-repo/semantics/acceptedVersion | es_ES |
dc.relation.projectID | RTI2018-097088-B-C33 | es_ES |
dc.subject.unesco | 2203.01 Circuitos | es_ES |
dc.contributor.conveniante | Universidad Politécnica de Cartagena | es_ES |
dc.contributor.funder | Ministerio de Ciencia e Innovación | es_ES |
dc.contributor.funder | Agencia Estatal de Investigación | es_ES |
Ficheros en el ítem
Este ítem aparece en la(s) siguiente(s) colección(ones)
-
Artículos [1752]
Redes sociales