An 11-bit 20-MSample/s pipelined ADC with OTA bias current regulation to optimize power dissipation
Ver/
Compartir
Métricas
Estadísticas
Ver Estadísticas de usoMetadatos
Mostrar el registro completo del ítemAutor
Díaz Madrid, José Ángel; Doménech Asensi, Ginés; López Alcantud, José Alejandro; Oberst, MatthiasÁrea de conocimiento
ElectrónicaPatrocinadores
This work has been partially funded by Spanish government project TEC2015-66878-C3-2-R (MINECO/FEDER, UE).Fecha de publicación
2017Editorial
IEEECita bibliográfica
DÍAZ MADRID, José Ángel et al. An 11-bit 20-MSample/s pipelined ADC with OTA bias current regulation to optimize power dissipation. En: IEEE International Symposium on Circuits and Systems, ISCAS 2017. Baltimore, MD, USA, May 28-31 2017, pp. 1-4.Palabras clave
Analog-to-digital converter (ADC)Pipeline
CMOS
OTA
Op-amp sharing
Low power
Resumen
This paper presents a pipeline analog to digital converter (ADC) consisting of five stages with 2.5 effective bit resolution. Several techniques were combined for the reduction of the power consumption and to preserve the converter linearity. To reduce the power consumption, the circuit has two scaled operational transconductance amplifiers (OTAs), which are shared by the first four pipeline stages. The last fifth stage is a single decoder with 2.5 effective bits. Each OTA includes additional circuitry to adapt the power consumption according to the stage that uses the OTA. This technique changes the bias current depending on the stage in operation. The ADC was optimized to obtain 11-bit resolution with frequencies from 1 kHz to 10 MHz. The technology used to simulate the ADC is a 3.3 V 0.35 μm CMOS process and the circuit consumes 17.9 mW at 20 MSample/s sampling rate. With this resolution and sampling rate, it achieves 67.28 dB SNDR and 10.88 bit ENOB at 0.1 MHz input frequency. The ...
Colecciones
El ítem tiene asociados los siguientes ficheros de licencia:
Redes sociales