

A

A

B


B

C


C


D

D




Title		
Size A4	Number	Revision
Date:	08/01/2007	Sheet of
File:	C:\PCB\CartagenaPB2\Sheet1.SchDoc	Drawn By:






Title		
Size	Number	Revision
C		
Date:	08/01/2007	Sheet of
File:	C:\PCB\CartagenaPB2\FPGA.schdoc	Drawn By:











OPT[0..7]

SENSE[0..3]












MOT[0..7]



Title		
Size	Number	Revision
B		
Date:	08/01/2007	Sheet of
File:	C:\PCB\CartagenaPB2\Potencia.schdoc	Drawn By:



Title		
Size	Number	Revision
B		
Date:	08/01/2007	Sheet of
File:	C:\PCB\CartagenaPB2\PowerSupply.Schdoc	Drawn By:



Title			
Size B	Number		Revision
Date:	08/01/2007	Sheet of	
File:	C:\PCB\CartagenaPB2\Puertos.schdoc	Drawn By:	

