VHDL-AMS MODELING OF SELF-ORGANIZING NEURAL SYSTEMS

Jose-Alejandro Lopez-Alcantud and Tom Kazmierski

1Universidad Politecnica de Cartagena
Paseo Alfonso XIII, 48, E-30203 Cartagena, Spain

1University of Southampton
Southampton SO17 1BJ, England

ABSTRACT
This contribution presents VHDL-AMS models and simulation results for a complex, self-organizing neural system based on the adaptive resonance theory. Such neural systems exhibit both discrete and continuous dynamic behavior and consist of a large number of analog equations, a digital controller with analog and digital feedback paths resulting in the complexity that would prohibit analysis with conventional mixed-signal simulation tools.

1. INTRODUCTION
The advances in the integrated circuit technology have led to the growing popularity and a decrease in cost of mixed-signal ASICs (Application Specific Integrated Circuits) that comprise both analogue and digital circuit blocks. VLSI implementations of mixed-signal systems with very large analogue parts are extremely difficult due to the complexity and prohibitive times of circuit-level simulation. The development of CAD tools in recent years has concentrated mainly on automatic design of digital circuits while the automation of analogue designs remains largely a heuristic and labor-intensive process. Complexity is the primary reason for slow progress in the development and application of artificial neural networks in the VLSI technology. The emergence of the IEEE standard for VHDL-AMS [1], formally known as VHDL-AMS [2], has given a new impetus to the advancement of analogue and mixed-signal synthesis methodology [2]. VHDL-AMS extends the modeling capabilities of VHDL to enable descriptions of high-level systems with continuous dynamic behavior that can be specified by means of algebraic or ordinary differential equations. The first commercial VHDL-AMS simulators [3, 4] are already available. It is envisaged that the evolution of automated analogue synthesis based on VHDL-AMS descriptions will lead to the development of CAD tools capable to synthesize complex analogue-digital systems automatically without the need to resort to circuit-level verification. In this paper we present a technique for developing VHDL-AMS models of complex self-organizing neural systems capable to categorize analogue input patterns for further recognition. Self-organizing neural networks comprise substantial analogue processing parts combined with digital, event-driven control (Fig. 1.). The system we have chosen as a case study is an Adaptive Resonance Theory-based neural network, proposed by Carpenter and Grossberg [5]). Neural networks based on this theory have been used in a wide range of applications, such as fuzzy control systems [9] or image recognition [10, 11]. ART2 has been used for chemical plants monitoring [12] and in biomedical applications [13, 14]. We briefly describe the system's mathematical model, its VHDL-AMS implementation and simulation results obtained with Mentor VHDL-AMS Design Station [3].

2. VHDL-AMS MODEL
In order to model the ART2 neural network model by means of a behavioral description using VHDL-AMS, we have divided it into several modules as it is shown in Fig. 1. There are four modules that fit to the processing layers of ART2 [5, 6]: F0, F1 and F2 layers and the orientative system. But from an electronic implementation point of view, we have added two modules to this architecture: a memory module (where the weights are stored and updated) and a control unit (to synchronize all the modules in the input stage, resonating stage and learning stage). It is important to emphasize that the description of this system is mixed because some analogue modules (layers F0, F1 and F2 as well as the orientative system) are included together with a digital control unit.

Figure 1. Block diagram of the ART2 VHDL-AMS model

The self-learning algorithm implemented in our model is shown in Fig. 2. In the following explanation we will consider M inputs and N categories in the ART2 neural network.
2.1 Input layer F0

The input layer performs the pre-processing and normalization of the input vector \( I = (I_1, ..., I_n) \) using the equations shown in Fig 2. A linear pruning function \( f(x) = \begin{cases} x, & x > \theta; 0, & x \leq \theta \end{cases} \) is used to eliminate noise from input information, and the L2 norm is used for normalization. The noise threshold \( \theta \) and the parameter \( a \) are customizable depending on the application.

2.2 Inner layer F1

The inner layer processes the normalized pattern \( U = (u_1, ..., u_n) \) generated by F0 and mixes it with the learned pattern produced by F2 as it will be explained later. The mixing ratio is determined by two parameters: \( a \) and \( b \). The adaptive resonance operation in F1 is controlled by the signals generated by the control unit (Fig. 1) as illustrated in the following VHDL-AMS description:

ARCHITECTURE behavior OF F1 IS

BEGIN

-- If there is a new input or the orientational system reset the winner
-- category in F2, the nodes values are set to 0 (including
-- intermediate nodes w and q)
IF (clear='1') OR (reset='1') USE
   xI==0.0;
   ul==0.0;
   wl==0.0; vl==0.0; pl==0.0; ql==0.0;
ELSEIF (enable='1') USE
   wl==uOlta'ul;
   xI==wl/norm(wl,v2,v3);
   vl==f(xI,threshold)tb*f(ql,threshold);
   ul==vl/norm(vl,v2,v3);
   q1==p1/norm(p1,p2,p3);
END USE;

-- When the control unit enables F1, update nodes using ART2 eqns.
ELSIF (enable='1') USE
   w1==u1+a\*u1;
   x1==w1/norm(w1,w2,w3);
   v1==f(x1,threshold)+b*f(q1,threshold);
   u1==v1/norm(v1,v2,v3);
   q1==p1/norm(p1,p2,p3);
END USE;

-- evaluate p1, the output from of this layer according to
-- top-down weights and winner category
IF (win=1) USE
   p1==ul+dztd1_1;
   ELSE
   p1==ul;
END USE;

END ARCHITECTURE behavior;

The winner category \( \text{win} \) is a signal evaluated by the output layer and the top-down weights \( \text{ztd}_i \) (where \( i=1, ..., M \) and \( j=1, ..., N \)) are provided by the memory.

2.3 Output layer F2

The output layer implements a winner-takes-all algorithm to select a category \( J \) for the input pattern. This is done by iterative comparison of learned patterns stored in the memory of adaptive
weights $z_{ij}$ with the filtered pattern $p = (p_1, \ldots, p_n)$ obtained from $F_1$. The following sample of VHDL-AMS illustrates the behavior of $F_2$:

ARCHITECTURE behavior OF f2 IS
BEGIN
  -- If there is a new input or the orientative system reset the winner
  -- category, set the node values (activities) to 0
  IF (clear='l') OR (reset='l') USE
    $y_1 = 0.0$;
  END USE;
  -- Evaluate node activities using $p$ from $F_1$ and bottom-up weights.
  IF (reset='l') USE
    $y_1 = p_1 * z_{bu1-1} + p_2 * z_{bu2-1} + p_3 * z_{bu3-1};$
  ELSE
    $y_1 = 0.0$;
  END USE;
  --The winner ('win') is the node with the highest activity
  win <= 0 WHEN clear='l' OR reset='l' ELSE
    1 WHEN enable='l' AND reset='l' AND
    $y_1 > y_2$ AND $y_1 > y_3$ AND $y_1 > y_4$ AND $y_1 > y_5$ ELSE
    ...
END ARCHITECTURE behavior;

2.4 Orientative system

The comparison between the learned pattern and the input pattern results in the calculation of a matching vector $r = (r_1, \ldots, r_n, \ldots, r_M)$. A vigilance parameter $\rho$ is used to monitor the matching level. If $\rho > \| r \|$, i.e. no good match is found, the control unit activates a reset signal to disable the currently selected $F_2$ node and initiate a new search cycle in layer $F_2$.

In VHDL-AMS terms this is achieved using concurrent signal assignments and simultaneous statements in the architecture of the orientative system:

ARCHITECTURE behavior OF orient IS
BEGIN
  ...
  $r_i$ == $(u_{i1} + c^*p_1)/(\text{norm}(u_{i1}, u_{i2}, u_{i3}) + \text{norm}(c^*p_1, c^*p_2, c^*p_3));$
  ...
  norma_R == norm($r_1, r_2, r_3$);
  PROCESS (clear, enable) -- set category resets
  BEGIN
    IF (clear='l') AND (clear_LAST_VALUE='l') THEN
      reset1<=0'1;
    END IF;
    ELSIF (enable='l') AND (enable_LAST_VALUE='l') THEN
      IF reset='l' THEN
        reset1<=0'1;
      END IF;
    END IF;
  END PROCESS;
  ...
END ARCHITECTURE behavior;

2.5 Memory

The memory stores the adaptive weights ($z_{ij}$ and $z_{ji}$) for all the nodes in $F_2$ and updates the weights when a winner node is found in $F_2$, i.e. when the selected category and the input vector manifest a good match. We have tested our model with a fast learning [7] and a slow learning [6] mode of operation. The slow learning mode is regarded to be more reliable and accurate and also it simulates well human or animal learning behavior. However, VHDL-AMS models of the slow learning mode are vastly more complex than the fast learning one since the former is based on dynamic solution of a large set of ordinary differential equations. The slow learning mode is represented in VHDL-AMS as follows:

ARCHITECTURE behavior OF memory IS
BEGIN
  ...
  IF (clear='l') USE
    $z_{bu1-1} = 1.0/(t_0*\text{sqrt}(M));$
  ELSE
    $z_{bu1-1} = 0.0$;
  END USE;
  ELSIF (slow='l') USE
    IF win=1 USE
      $z_{bu1-1}^{dot} = d*(1.0-d)*(u_{11}/(1.0-d)-z_{bu1-1});$
    ELSE
      $z_{bu1-1}^{dot} = 0.0$;
    END USE;
    ...
  END USE;
  ELSE
    $z_{bu1-1}^{dot} = 0.0$;
    $z_{bu2-1}^{dot} = 0.0$;
    ...
  END USE;
END ARCHITECTURE behavior;

3. EXPERIMENTS

We have tested our model using several different system sizes. The results shown in Fig.3 represent the learning behavior of a system with three input signals and five possible output categories. The system comprises in total 64 linear and 6 non-linear algebraic equations, and 30 non-linear ordinary differential equations that provide the learning model for the 30 weights.

Table 1 shows a comparison between the categorization results obtained from our VHDL-AMS simulations with the categorization calculated by the dedicated ART2 simulator available from Boston In-736
University [8] using the same input waveforms and parameter values. With the exception of pattern 8 in Table 1, both results are identical.

![Figure 3. Simulation results. a) simulated input patterns b) winner categories in F2. c) top-down weights.](image)

**Table 1. Input pattern categorization.**

<table>
<thead>
<tr>
<th>Input Pattern</th>
<th>Values</th>
<th>Simul. Category</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>$I_1$</td>
<td>$I_2$</td>
</tr>
<tr>
<td>1</td>
<td>0.50</td>
<td>2.00</td>
</tr>
<tr>
<td>2</td>
<td>2.00</td>
<td>2.00</td>
</tr>
<tr>
<td>3</td>
<td>3.00</td>
<td>0.00</td>
</tr>
<tr>
<td>4</td>
<td>1.00</td>
<td>0.00</td>
</tr>
<tr>
<td>5</td>
<td>0.50</td>
<td>2.00</td>
</tr>
<tr>
<td>6</td>
<td>1.50</td>
<td>1.65</td>
</tr>
<tr>
<td>7</td>
<td>2.30</td>
<td>1.80</td>
</tr>
<tr>
<td>8</td>
<td>2.00</td>
<td>1.00</td>
</tr>
<tr>
<td>9</td>
<td>1.20</td>
<td>6.00</td>
</tr>
</tbody>
</table>

**5. REFERENCES**


**4. CONCLUSION**

We have demonstrated the capability of VHDL-AMS to model accurately very complex systems with mixed, discrete and continuous behavior. The complexity of neural systems based on the adaptive resonance theory is the effect of both the system size and feedback paths in the discrete and continuous domains. It is envisaged that this work will aid automated synthesis of self-organizing neural systems in the VLSI technology. Probabilistic simulation times for such systems with conventional mixed-signal simulation techniques make automated synthesis very difficult. Automated analog and mixed-signal synthesis systems based on VHDL-AMS, analogous to their existing digital VHDL counterparts, will soon emerge. It will therefore be essential to provide software aids able to verify complicated mixed-signal systems on the behavioral level before mapping them into silicon directly from their VHDL-AMS descriptions, without the need for exhaustive circuit-level simulations.