Comparative analysis of two operational amplifier topologies for a 40 MS/s 12-bit pipelined ADC in 0.35 μm CMOS

Jose-Angel Diaz-Madrid and Harald Neubauer
Gines Domenech-Asensi and Ramon Ruiz

Abstract—This paper describes a comparative analysis between two topologies of operational amplifiers to design a 40 MS/s 12-Bit pipeline analog to digital converter (ADC). The analysis includes AC and transient simulation to select the proper topology. This ADC is implemented in a 0.35 μm AMS CMOS technology with 3.3V single power supply. The capacitors and selected operational amplifiers were scaled for low power dissipation. All analog components of this pipeline ADC are fully differential, as there are dynamic comparators, analog multiplexers and operational amplifiers with gain boosting.

Index Terms digital: ADC, pipeline, CMOS, operational amplifier.

I. INTRODUCTION

Today, high performance analog to digital converters are a key element for the development of high performance mixed signal systems like image sensors. In the last years designers are developing analog to digital converters to achieve higher conversion speeds while reducing power consumption. This is special important for portable devices, a growing up sector in current user electronics. In fact the global performance of many integrated applications is limited by the performance of the ADC. Pipelined ADCs are a popular architecture for high-speed data conversion (10-100 MS/s) at medium to high resolution (8-14 bits). Within this architecture, residue amplifiers are known to dominate power dissipation due to the simultaneous demand for low noise, high speed, and precise linear amplification. This is especially true for the amplifiers in the first few-stages of the pipeline, which have the greatest impact on the ADCs overall performance. In this paper, we have compared two topologies of operational amplifier (Opamp) using transient and AC simulations. The topology that reached the best performances was used to design a 40 MS/s 12-Bit Pipelined ADC whose measured results are shown in the last section. Besides of this comparison, several techniques have been developed to reduce the power dissipation. Basic low-power design approaches include stage scaling [1] and optimization of the per-stage resolution [2] [3] and an optimal topology of the operational amplifier. The rest of the paper is organised as follows. In section II we explain the ADC architecture. A comparison between the opamps is described in section III. In section IV measurement results of the implemented ADC are shown. Finally we conclude in section V.

II. ADC ARCHITECTURE

The topology of this pipeline ADC is based on a conversion of 1.5 effective bit per stage, whose diagram is shown in Fig. 1. Process and circuit non idealities affect the transfer characteristic which result in a conversion factor different from two. These non-idealities include capacitor mismatches, offsets, etc. There are two possibilities to circumvent this. The first is to set the factor A1 to a nominal value smaller than 2, and the second is to increase redundancy by choosing 1.5 bit/stage [4]. The pipeline consists of 11 stages. Each one of the first ten stages performs a 2 bit quantization.

![Fig. 1. Block diagram of the pipeline ADC.](image)

A digital to analog conversion of the quantization result is done by a fully differential analog multiplexer with 3 levels of selection. Subtraction of the reference voltages and amplification of the residue by a factor of two completes the stage [5] [6]. In Fig. 2, the detailed configuration is shown. The output residue voltage is given by:

\[
V_{OUT} = \begin{cases} 
2V_{in} + V_{ref} & \text{if } V_{in} < -V_{ref}/4 \\
2V_{in} - V_{ref} & \text{if } -V_{ref}/4 < V_{in} < V_{ref}/4 \\
V_{in} & \text{if } V_{in} > V_{ref}/4 
\end{cases}
\]

(1)

The converter works in two semicycles. In the first semicycle, the input signal is applied, the four capacitors are simultaneously charged to \(V_{IN} = (INP - INN)\). Comparators quantize the signal with two bits of resolution. The outputs of the comparators are connected to the inputs of the analog multiplexer which provide 3 voltage levels whose values used are \(+V_{ref}, 0, -V_{ref}\).
In the second semicycle the subtraction is done by connecting the bottom plate of each capacitor to the output of analog multiplexer with the values $V_{ref} = (V_{REFP} - V_{REFN})$, $0 = (AGND - AGND)$, $-V_{ref} = (V_{REFN} - V_{REFP})$ and the operational amplifier passes the residue to the next stage which amplifies with a factor of two. The transfer function is given by:

$$V_{out} = \left(1 + \frac{C_{sa}}{C_{fa}}\right) V_{IN(Sampled)} + \frac{C_{sa}}{C_{fa}} V_{ref} \cdot (2)$$

### III. COMPARATIVE ANALYSIS OF OPERATIONAL AMPLIFIERS

The operational amplifier is the most design-challenging part of the ADC. We have compared two topologies of operational amplifiers, which are shown in Fig. 3:

**A. Fully Differential Telescopic with gain boosting and common-mode feedback switched capacitor circuit (CMFB)**

The gain-enhanced telescopic topology was chosen because it shows a high DC-Gain [7], a high unified gain bandwidth and a fast settling. However, the five levels of transistors from VDDA to VSSA reduce the output dynamic range, making the design of an ADC with a high dynamic differential input range of 1.5 Vpp Differential and 3.3 Voltage Supply critical. Transistor $M_1$ is used to set the tail current ($I_{Tail2}$) which is defined by the slew-rate (SR) and capacitance load $C_L$. The other parameters $g_{m1}$ and $r_o$ are the device small-signal transconductance and output resistance respectively. The slew rate and output resistance ($R_{out}$) in small-signal of this operational amplifier are given by:

$$SR = \frac{I_{Tail2}}{C_L} \cdot (3)$$

$$R_{out} = A_1 g_{m4} r_o + A_2 g_{m6} r_o \cdot (4)$$

**B. Fully Differential Folded-Cascode with gain boosting and common-mode feedback switched capacitor circuit (CMFB)**

Although the dynamic behavior of the gain-enhanced folded-cascode topology is worse than the telescopic opamp [8] [9], the four levels transistors increase the output dynamic range and it could make the design more robust. In this case, the tail current ($I_{Tail1}$), SR, $R_{OUT}$ depend on the following equations:

$$SR = \frac{I_{Tail1}}{C_L} \cdot (5)$$

$$R_{out} = A_1 g_{m4} r_o + A_2 g_{m6} r_o \cdot (6)$$

### C. Simulation Results

Transient and AC simulations were done to compare performance of both topologies. Because of one of the opamps would be used in pipeline ADC, the test transient circuit has been adapted to the operation conditions of the opamps. Fig. 4 shows the test circuit used for transient simulations. In this configuration, the load of the operational amplifiers are switched capacitors circuits used in the ADC, where the value of each capacitors is 1.4 pF.

The topology corresponds to a fully differential telescopic [7] and a fully differential folded-cascode [8] opamp both with gain boosting. The performance and topology of the operational amplifier is defined by the required specifications for the first pipeline stage of the 40 MS/s 12 bit ADC. To achieve an amplification accuracy of less than 1/2 LSB it requires that the output settles to 0.012% in a semicycle (12.5 ns) [10]. To carry out the comparison among both operational amplifier topologies, they have been designed with identical power consumption and we have tried to maximize their performances separately. The architecture with the best results has been redesigned in the remaining stages according to the size of capacitors and the required resolution.

The results of these simulations are shown in Fig. 5, where we can see the input signal (VIN), the output signal of the
telescopic opamp (VOUT_T) and the folded cascode opamp (VOUT_F), as well as several clock signals (I7, I8, I3 and I4) to control the test circuit. The SR is clearly better when a telescopic opamp configuration is used although the circuit works at the maximum dynamic range (3 Vpp).

Corner simulations (Fig. 6) were done to test the behavior of the output signal of the telescopic opamp (VOUT_T) using the recommended values of AustriaMicrosystem (AMS) for the technology C35B4.

The stability of the opamps, bandwidth and DC-Gain of these architectures are evaluated through AC Simulations. The frequency responses of both topologies are shown in Fig. 7. The telescopic topology reaches better results in phase margin and bandwidth than the folded cascode when an identical power and capacitance load (C_L) are used. Comparison results among both topologies are summarized in Table I.

We know that a 12-Bit ADC requires an opamp with a dc-gain > 84.3 dB and unity gain frequency > 114.73 MHz [10]. Both topologies exceed both specifications with similar power consumption. However, the telescopic topology reduces the required settling time to reach the specifications of the ADC. We can conclude that with a dynamic range of 1.5 Vpp Differential and the DC voltage is 1.8V. All clock signals are internally generated by a timing circuit to implement the synchronization between digital and analog blocks.

A discrete fourier transform (DFT) of ADC is shown in Fig. 9 for a sampling rate (f_s) of 40 MS/s and input frequency (f_in)

<table>
<thead>
<tr>
<th>Opamp Specification</th>
<th>Telescopic</th>
<th>Folded-Cascoded</th>
</tr>
</thead>
<tbody>
<tr>
<td>DC Gain (dB)</td>
<td>86.4</td>
<td>85.9</td>
</tr>
<tr>
<td>GBW (MHz)</td>
<td>570</td>
<td>350</td>
</tr>
<tr>
<td>PM (degree)</td>
<td>85.6</td>
<td>56</td>
</tr>
<tr>
<td>SR (V/us) Close Loop</td>
<td>832</td>
<td>472</td>
</tr>
<tr>
<td>C_L (pf)</td>
<td>1.4</td>
<td>1.4</td>
</tr>
<tr>
<td>0.012% Settling (ns)</td>
<td>8.6</td>
<td>14.3</td>
</tr>
<tr>
<td>Current (mA)</td>
<td>4.8</td>
<td>4.8</td>
</tr>
<tr>
<td>Input/Output Common Mode (V)</td>
<td>1.2 / 1.8</td>
<td>1.65 / 1.65</td>
</tr>
<tr>
<td>Power Supply (V)</td>
<td>3.3</td>
<td>3.3</td>
</tr>
</tbody>
</table>
of 2.8 MHz.

Fig. 9. DFT: Sampling Rate 40MS/s and Input Frequency 2.8MHz.

Fig. 10 shows the measured signal-to-noise and distortion ratio (SNDR) versus input frequency when \( f_s \) is 40 MS/s. Finally, SNDR versus sampling rate is shown in Fig. 11 for \( f_{in} \) of 1.4 MHz. The measured SNDR is 59.7 dB for a \( f_s \) of 40 MS/s and for a \( f_{in} \) of 2.8 MHz and the corresponding effective number of bits (ENOB) is 9.63 bits.

Fig. 10. SNDR vs Input Frequency at Sampling Rate of 40MS/s.

Fig. 11. SNR vs Sampling Rate at Input Frequency of 1.4MHz

The differential nonlinearity (DNL) and integral nonlinearity (INL) are within +1.2/-0.97 and +3.8/-4.8 LSB for a \( f_s \) of 40 MS/s and a \( f_{in} \) of 1.4 MHz. DNL and INL are represented in Fig. 12. Table II shows the values of SNR, total Harmonic Distortion (THD), analog power, DNL, INL, input common mode and area of this ADC.

V. CONCLUSIONS

This paper describes a comparative analysis of two opamps for a 12 bit, 40 MS/s, pipeline ADC. It was implemented in 0.35 \( \mu \)m CMOS technology. Because of the ADC has not Sample and Hold stage, SNDR is reduced when the input frequency is increased. However, if the input frequency is lower than \(< 2 \) MHz, SNDR shows good results in a wide range of sampling rates. For this reason, in the next project phase new topologies of Sample and Hold will be tested to improve the bandwidth of ADC. Moreover an optimized analog pipeline block with opamp sharing topology will be tested to reduce the power keeping and improving SNDR values.

<table>
<thead>
<tr>
<th>Process</th>
<th>CMOS C35B4 for 3.3V</th>
</tr>
</thead>
<tbody>
<tr>
<td>SNDR(dB) at 40 MS/s</td>
<td>58</td>
</tr>
<tr>
<td>THD (dB) at 40 MS/s</td>
<td>-64.9</td>
</tr>
<tr>
<td>Analog Power(mW)</td>
<td>132</td>
</tr>
<tr>
<td>DNL( LSB)</td>
<td>+1.2/-0.97</td>
</tr>
<tr>
<td>INL( LSB)</td>
<td>+3.8/-4.8</td>
</tr>
<tr>
<td>Area( mm^2 )</td>
<td>5.74</td>
</tr>
<tr>
<td>Input common mode(V)</td>
<td>1.8</td>
</tr>
<tr>
<td>Voltage Supply(V)</td>
<td>3.3</td>
</tr>
</tbody>
</table>

REFERENCES